16nm IP Block Implementation
July 1st, 2014
[July 2014] PicoCraft completed Physical Design and Timing Verification for 16 nm IP Blocks in DSP application.
Entry Filed under: Uncategorized
Search
Latest Posts
- STA Based IP Block Timing Extraction
- 16nm IP Block Implementation
- 20nm IP Block Signoff
- Full Chip Synthesis Consulting Service
- IP Timing Characterization Flow
- Full Chip SoC Timing Signoff Flow
- 28nm IP Block Implementation
- FrontEnd Chip Implementation
- 45nm Timing Constraints and Signoff
- Timing Bring-up and CDC Analysis
Calendar
| S | M | T | W | T | F | S |
|---|---|---|---|---|---|---|
| « Dec | Jan » | |||||
| 1 | 2 | 3 | 4 | 5 | ||
| 6 | 7 | 8 | 9 | 10 | 11 | 12 |
| 13 | 14 | 15 | 16 | 17 | 18 | 19 |
| 20 | 21 | 22 | 23 | 24 | 25 | 26 |
| 27 | 28 | 29 | 30 | 31 | ||
Most Recent Posts
- STA Based IP Block Timing Extraction
- 16nm IP Block Implementation
- 20nm IP Block Signoff
- Full Chip Synthesis Consulting Service
- IP Timing Characterization Flow
- Full Chip SoC Timing Signoff Flow
- 28nm IP Block Implementation
- FrontEnd Chip Implementation
- 45nm Timing Constraints and Signoff
- Timing Bring-up and CDC Analysis
Posts by Category
- Clock Domain Crossing (1)
- Events (1)
- GPP (1)
- Timing Signoff (3)
- Uncategorized (10)
Posts by Authors
- Administrator
- kuang
- skmurphy
- tshafer
Leave a Comment
Some HTML allowed:
<a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <strike> <strong>
Trackback this post | Subscribe to the comments via RSS Feed